This paper shows a method to decompose a given multipleoutput circuit into two circuits with intermediate outputs.
INTRODUCTION
Functional decomposition of logic functions [1] has wide applications, especially in the design of FPGAs [16] . Binary decision diagrams are extensively used to design such networks [5, 7, 3] . When a logic function f can be represented as f (X1, X2) = g(h(X1)X2), we can design networks for h(X1) and g(h, X2) independently to implement the decomposed network shown in Fig. 1 . By applying such decompositions iteratively, we can design LUT type FPGAs. Design of an LUT network for single-output logic function using functional decomposition is relatively easy. However, the design of LUT networks for multiple-output functions is not so simple. Various methods have been proposed [4, 5, 10, 12, 13, 15] .
In this paper, we present a new method to decompose a multiple-output function. It uses a binary decision diagram for characteristic function (BDD for CF) [2] . This method efficiently finds the decomposition with intermediate outputs shown in method produces an LUT cascade with intermediate outputs as shown in Fig. 3 . The LUT cascade [10] has a regular structure and is easy to design. It is a promising method to design deep sub-micron LSIs, since the interconnections are limited to the adjacent cells, and thus, the prediction of delay is easy. In a conventional FPGA, the delay of interconnections is much larger than that of logic, and this is one of the fundamental limitations on FPGA speed. On the other hand, in LUT cascades, the area for the interconnections is much smaller than conventional FPGAs. 
DEFINITIONS AND BASIC PROPERTIES
The characteristic function of an n-input m-output function is a two-valued logic function with (n+m) inputs. It has input variables xi (i = 1, 2, . . . , n), and output variables yi for each output fi.
f1( a), . . . , fm−1( a)) ∈ B m , and b ∈ B m . Then, the characteristic function satisfies the relation
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Definition 2. The support of a function f is the set of variables on which f actually depends. Let the height of the root node be the total number of variables, and let the height of the constant nodes be 0. The next theorem is the key result of the paper. It is similar to that of [5] , but finds a decomposition with intermediate outputs as shown in Fig. 2 . Proof. By the definition of the BDD for CF, it is clear that we can realize functions for Y1 and Y2 by the network shown in Fig. 2 . In the BDD for CF, remove the nodes that represent the outputs Y1 by shorting, and we have the BDD for CF that represents the multiple-output functions Y2. Note that this operation does not change the width of the BDD. Let W be the width of the BDD for CF at the height (n2 + m2) after the removal of the output variables Y1 by shorting. Consider the decomposition chart for the decomposition g(h(X1), X2). The column multiplicity is equal to W . In other words, if we ignore the outputs in Y1, log 2 W lines are necessary and sufficient to realize the functions in Y2. Since Y1 depends only on X1 and does not influence on the number of connections between H and G, the necessary and sufficient number of wires between networks H and G is log 2 W . Let (X1, Y1, X2, Y2) be the variable ordering of a BDD for CF, where Y1 = (y0, y1, . . . , yk−1). Realize functions fi(X1) (i = 0, 1, . . . , k − 1) by the network H in Fig. 2 . Let W be the width of the BDD for CF at the height n2 + m2. To W nodes, assign different binary numbers of u = log 2 W bits. Let h1, h2, . . . , hu be the functions realized by the lines that connect two blocks. Then, the output functions (fk, fk+1, . . . , fm−1) can be represented as functions of (h1, h2, . . . , hu, X2). Also, the BDD for CF can be represented as shown in Fig. 4 . 
Thus, we have,
Consider the partition of the variables: X1 = (a0, b0), Y1 = (s0), X2 = (a1, b1), and Y2 = (s1, s2). In this case, we use the variable ordering (X1, Y1, X2, Y2) = (a0, b0, s0, a1, b1, s1, s2). 
OUTLINE OF THE DESIGN ALGORITHM FOR LUT CASCADES
In this section, we briefly describe a method to design an LUT cascade by using a BDD for CF.
By iterative application of functional decompositions, we can generate LUT cascades. Let the number of inputs of an LUT be k ≥ 3. Given a multiple-output function, generate the BDD for CF, and minimize it. Then, select k input variables that are near to the root node. Next, obtain W , the width of the BDD. In this case, ignore the edges that connect nodes for the outputs and the constant 0. Then, introduce u = log 2 W intermediate variables. Next, assign binary codes of u bits to the W sub-functions. In this case, we use the simplest strategy: For each sub-function, assign one binary code; do not consider don't care; and assign unused codes to a certain sub-function. By using an LUT, realize the root node, and do similar operations until all the variables are selected.
DETAILED DESIGN ALGORITHM FOR LUT CASCADES
For practical multiple-output functions, BDDs for CFs are often too large to represent all the outputs at one time. Also, even if the BDD for CF is stored in a memory of a computer, it can be too large to be realized by an LUT cascade. In such a case, we partition the outputs into groups, and for each group of outputs, we design an LUT cascade to realize the functions in the group.
We partition the outputs so that each set of outputs depends on as small number of input variables as possible.
This will reduce the size of the BDD for CF. Thus, at first, by using Algorithm 1, we reorder the output functions so that the support will increase as slowly as possible. Second, we find an ordering of the input and the output variables by Algorithm 2 to construct a BDD for CF. Third, we generate cascade from the BDD for CF by Algorithm 3. And, finally, we partition the outputs into groups by Algorithm 4. For each group, we increase the number of outputs one by one while the functions are realizable with an LUT cascade. All the algorithms in this section are heuristic ones. 
Ordering of Outputs

Ordering of Variables
By using the BDD for CF, we decompose the function in the form g(h1(Z1), h2(Z1), . . . , hu(Z1), Z2), where Z1 and Z2 denote sets of input and output variables.
If {Z1} includes any output variables, then the block H in Fig. 2 produces external outputs that correspond to the output variables. This will reduce the number of inputs to the block G in Fig. 2 . Therefore, as an initial variable ordering of the BDD for CF, we try to find the ordering so that many output variables are near to the root nodes, while keeping the width of the BDD smaller than a certain value. We use this ordering as an initial variable ordering of the BDD for CF, and optimize the variable order by sifting algorithm [9] , where the sum of widths is used as the cost function of the BDD.
Derivation an LUT Cascade from a BDD for CF
In this part, we show an algorithm to derive an LUT from a BDD for CF. Let k be the maximum number of inputs for an LUT, and r be the maximum number of outputs of an LUT. Let (Z1, Z2) be a partition of variables, and let the given function be decomposed as f (Z) = g(h1(Z1), . . . , hu(Z1), Z2). Let Z1 = (X1, Y1) and Z2 = (X2, Y2) , where X1 and X2 denote the sets of input variables, and Y1 and Y2 denote the sets of output variables. Let W be the width of the BDD at the height |Z2|. If |X1| ≤ k, and if (Y1 + log 2 W ) ≤ r, then the function can be realized by an LUT cascade, where {Z1} is a bound set. F = (f0, f1, . . . , fm−1) be a given multiple-output function; Z be the support of CF; k be a maximum number of inputs for an LUT; r be a maximum number of outputs for an LUT; zi be the variable whose height is i; and {Zt}, {Za}, {Zb}, {Zc}, {Zin}, and {Zout} be sets of variables.
Algorithm 3. (Derivation of an LUT Cascade from a BDD for CF) This algorithm finds a partition of the set of variables for CF, when the variable order and widths of BDD for CF are given. Let
1. i ← |Z|, Zt ← Z, {Zin} ← φ, {Zc} ← φ, l ← 1.
While {Zt} = φ, do Steps (a)-(d). (a) j
← i − 1, top ← j, {Zout} ← φ.
(b) While i > 0 and |Zin| ≤ k, do Steps i-iv. i. If zi is an output variable for CF then {Zout} ← {Zout} ∪ {zi}, else {Zin} ← {Zin} ∪ {zi}. ii. ui ← log 2 wi , where wi is width of BDD for
CF at the height i. iii. If ui < k and |Zout| + ui ≤ r then j ← i and {Za} ← {Zin} ∪ {Zout}. iv. i ← i − 1.
(c) If j = top then the function cannot be realized by an LUT cascade, and terminate. (d) {Zb} ← {Zt} − {Za}, {Zl} ← {Za} − {Zc}. Let {H} be a set of intermediate variables for decomposition g(h(Za), Zb). {Zt} ← {Zb}, {Zin} ← {H},
i ← j − 1, {Zc} ← {H}, l ← l + 1.
For the partition (Z1, Z2, . . . , Zl−1), realize an LUT cascade.
Let {Z1} be the bound set, and µ be the column multiplicity of the decomposition. Then, the decomposition of a BDD for CF produces u = log 2 µ intermediate variables, and possibly some external outputs variables that are contained in {Z1}.
Derivation of an LUT Cascade for a MultipleOutput Function
Here, we will give an algorithm to derive an LUT cascade for a given multiple-output function. Note that this algorithm partitions the outputs into groups, then generate BDD for CF for each group, and realize each group by an LUT cascade. 
EXPERIMENTAL RESULTS
LUT Cascade
We implemented Algorithm 4 in the C programming language, and designed LUT cascades for selected MCNC89 benchmark functions. Table 1 shows the experimental results. In the table, Name denotes the name of benchmark function; In denotes the number of inputs; Out denotes the number of outputs; Size of BDD for CF denotes the number of nodes to represent the multiple-output function. LUT denotes the total number of outputs used in the LUTs; Lvl denotes the maximum number of levels; Cas denotes the number of cascades; Time denotes the time (sec) to generate LUT cascades from SBDDs; and k denotes the maximum number of inputs of the LUTs. In this experiment, r is set to a sufficiently large value. Also, the symbol − denotes that Algorithm 4 failed to produce a cascade. In Table 1 , we only showed the functions where we could construct monolithic BDDs for CFs. We used an IBM PC/AT compatible machine using a Pentium4 3.2GHz processor with 1GByte of memory. The operating system was Windows XP, and we used gcc complier on cygwin. Fig. 7 shows the LUT cascade for the benchmark function vg2, where k = 8. It uses five cells and 21 LUT outputs. 19 functions with 8 inputs, and two functions with 6-input.
Figs. 8 and 9 show the LUT cascades for my adder, for k = 7 and k = 9, respectively. Note that my adder is a 16-bit adder with a carry input, and the algorithm successfully found optimal ripple-carry adders. 
Comparison with FPGAs
To compare our approach with FPGAs, we used Synplify from Synplicity, Inc., Sunnyvale, CA. for logic synthesis, and ISE Foundation for mapping into Xilinx Virtex (0.22µm, 5-layer metal, 2.5V) XCV50-6 (180pin) FPGAs. In Table 1 , the columns headed by FPGA denote the design results of FPGAs. LUT denotes the number of 4-input LUTs, and Delay denotes the estimated delay (ns). Note that the number of LUTs does not show the real chip area. In FPGAs, more than 90% of the chip area is devoted to interconnections [8] . For functions with many outputs, LUT cascades are slower than FPGAs. So, for such circuits, the outputs must be partitioned into smaller groups.
Other Functions
RGB Color Converter
This circuit computes U = −0.619R − 0.3316G + 0.5B, where R, G and B are represented by 8 bits, and U is represented by 9 bits, and the most significant bit is the sign bit. An LUT cascade with k = 13 is shown in Fig. 10 . The FPGA design required 12818 4-input LUTs and 78.7 ns of delay for mapping into Xilinx Virtex XCV600-6 (316pin). In this case, we used Synplify without speed priority options; when we used the speed options, Synplify did not finish in 22 hours. For this kind of application, LUT cascades are much faster than standard FPGAs, since the delay time of a cell of the LUT cascade is at most 4 ns.
Binary to BCD Converter
This circuit converts a 16-bit binary number into a 5-digit BCD number. Among various implementations, Muroga [7] shows a circuit using 13 modules (ROMs). Algorithm 4 generated the cascade in Fig. 11 , which uses only three cells of 11 inputs each. The input binary number is represented by x1, x2, x3, . . . , x15, x16 and the output BCD number is represented by f1, f2, f3; f4, f5, f6, f7; f8, f9, f10, f11,  f12, f13, f14, f15, f16, f17, f18, f19 . Note that f0, the most significant bit of the most significant digit, is always 0, so, it is omitted. Also, f19 = x16, that is, the least significant output is equal to the least significant input.
When the specification of the converter was given by an algorithm written in Verilog, we had a FPGA with 695 4-input LUTs and 70.7 ns delay for Xilinx Virtex XCV150-6 (260pin). On the other hand, when the specification of the circuit was given by a BDD, and then each node of the BDD is replaced by a multiplexer, we had a FPGA with 1659 4-input LUTs and a 33.1 ns delay. Also for this application, the LUT cascade is faster than FPGA realizations. 
LIMITATION OF THE APPROACH
Limitation due to the Data Structure
The most time-consuming step of the algorithm is the optimization of BDDs for CFs. The size and optimization time of BDDs for CFs are, in most cases, larger than those of SBDDs. When the size of the BDD for CF is too large to build, we have to partition the functions into smaller groups so that each BDD for CF can be constructed.
Logic functions having compact BDD representations include, symmetric functions, adders, and comparators. On the other hand, randomly generated functions and multiplier have BDDs with exponential size (in n, the number of input variables.), and they cannot be designed by our method when n is large.
Limitation due to the Network Structure
In Table 1 , experimental results for k = 8 to 10 are shown. When k = 5, most functions in Table 1 cannot be realized by LUT cascades. This is due to the fact that a given function f is realized by a cascade of k-input LUTs only if log 2 W ≤ k − 1, where W is the width of the BDD for f in the decomposition level.
In the design method for the cascade, each input variable can appear in the input terminal of the cascade only once. If we remove this restriction, then an arbitrary m-output logic function can be realized by an LUT cascade of (m + 2)-input cells [11] .
Also, the algorithm tries to realize a given multiple-output function by using as few cascades as possible. However, this strategy may not be practical in some applications. When the number of the outputs is large, we should partition the outputs into smaller groups and realize each group by an independent cascade. This strategy often produces cascades with fewer LUTs, but the wiring will be more complex.
CONCLUDING REMARKS
In this paper, we presented a method to decompose a multiple-output logic function by using a BDD for CF. This method efficiently produces LUT cascades with intermediate outputs.
The decomposition method presented in this paper is quite fundamental, and is promising not only for LUT cascades, but also for random LUT networks. Extension to incompletely specified functions is a challenging problem.
